paper

Learning to Order BDD Variables in Verification

Learning to Order BDD Variables in VerificationOrna Grumberg Shlomi Livne Shaul Markovitch Computer Science Department Technion - Israel Institute of Technology Haifa 32000, Israel Abstract The size and complexity of software and hardware …

A Survey of Combinatorial TestingCHANGHAI NIE, State Key Laboratory for Novel Software Technology, Nanjing University HARETON LEUNG, Hong Kong Polytechnic UniversityACM Computing Surveys, Vol. 43, No. 2, Article 11, Publication date: Janua…

An Evaluation of Random Testing

J. W. Duran and S. C. Ntafos. An Evaluation of Random Testing. IEEE Transactions on Software Engineering, pages 438-444, July 1984.ABSTRACTRandom testing of programs has usually (but not always) been viewed as a worst case of program testi…

Why a Diagram is (Sometimes) Worth Ten Thousand Words

"Why a Diagram is (Sometimes) Worth Ten Thousand Words" JILL H. LARKIN and HERBERT A. SIMON COGNITIVE SCIENCE 11, 65-99 (1987) We distinguish diagrammatic from sentential paper-and-pencil representations of information by developing altern…

"What Makes a Good Diagram? Improving the Cognitive Effectiveness of Diagrams in IS Development" By Daniel Moodyhttp://www.springerlink.com/content/w3465l78v1728027/ Abstract Diagrams play a critical role in IS development. Despite this, I…

"Property Specification Patterns for Finite-State Verification"

"Property Specification Patterns for Finite-State Verification" Matthew B. Dwyer Kansas State University, Department of Computing and Information Sciences, 234 Nichols Hall Manhattan, KS George S. Avrunin University of Massachusetts, Depar…

リアルタイムOS における電力アウェアスケジューリング方式

リアルタイムOS における電力アウェアスケジューリング方式 淺野 智之(電子情報システム工学専攻) A Power Aware Scheduling Method for Real-Time OSes Satoshi Asano (Advanced Engineering Faculty of Electronic and Information Systems)Abstract Thi…